

Engineered MoO₃ Thickness Control for Area-Selective Chemical Vapor Deposition of Two-Dimensional MoS₂

Chu-Te Chen¹, Anthony Cabanillas², Huamin Li², and Fei Yao¹

¹Department of Materials Design and Innovation, University at Buffalo, The State University of New York, Buffalo, NY, USA

²Department of Electrical Engineering, University at Buffalo, The State University of New York, Buffalo, NY, USA

Email: feiyao@buffalo.edu and huaminli@buffalo.edu

Introduction

2D semiconducting transition metal dichalcogenides (TMDs) show promise for device miniaturization, but challenges in scalability, uniformity, and substrate compatibility hinder commercial viability [1-7]. We address these issues with a novel area-selective synthesis method for high-quality TMD layers. Using MoS₂ as an example, we demonstrate transfer-free synthesis of MoS₂ arrays using patterned MoO₃ seeding. We introduce precursor thickness engineering for MoS₂ chemical vapor deposition, in which molybdenum oxide precursors are thinned by wet etching to an optimal thickness. Quantitative atomic force microscopy reveals power-law dissolution kinetics, providing a time-controlled knob that links precursor thinning to MoS₂ domain size and morphology. Using this engineered seed layer, we further optimize sulfur saturation, carrier-gas flow, and molybdenum source temperature to achieve self-limited, diffusion-controlled lateral growth and MoS₂/MoO_x/Si heterostructures suitable for future device integration.

Material Synthesis




Fig. 1 Schematic flow for area-selective MoS₂ synthesis

The sequence includes polymethyl methacrylate coating and E-beam lithography patterning, followed by physical vapor deposition, acetone lift-off and isopropyl alcohol rinse, Mo precursor thickness engineering, and final sulfurization via chemical vapor deposition (CVD).




Fig. 2 Optical micrographs of precursor thinning during wet etching. The thickness decreases from 65 nm to 3 nm over 120 sec, with clear color contrast.

Acknowledgements



Material Characterization




Fig. 3 Atomic Force Microscopy (AFM) height maps and line profiles confirming precise MoO₃ thickness reduction during wet etching.

(a) Height maps and line profiles at 0, 10, 30, and 120 sec etching times.

(b) Thickness vs. etching time with power-law fit $h = 173.1 \times t^{-0.99}$, $R^2 = 0.97$, indicating dissolution-limited kinetics thicknesses control.




Fig. 4. CVD parameter space exploration and MoS₂ growth evolution.

(a) Mo precursor amount vs. gas flow rate.

(b) Mo loading amount and growth time: optimized for single-crystalline MoS₂.

(c) Temperature and gas flow rate tune the MoS₂ domain width from about 2 μm up to 10 μm.

Material Characterization




Fig. 5 Optical micrographs of patterned MoS₂.

(a) Lateral size tuning of polycrystalline MoS₂ islands from 5 μm to 1 μm via precursor loading and process control. (b-d) UB text and Hilbert-curve patterns demonstrating area-selective synthesis with high pattern fidelity.




Fig. 6 Raman spectra of MoS₂/MoO_x/SiO₂.

Characteristic MoS₂ modes ($E_{2g} \sim 385 \text{ cm}^{-1}$, $A_{1g} \sim 407 \text{ cm}^{-1}$), together with α -MoO₃ peaks at 289, 666, 819 cm^{-1} and MoO₂ peaks at 148, 457, 569, 741 cm^{-1} , confirm MoS₂ formation and crystallization of the interfacial MoO_x layer.

Conclusion

In this work, we developed a thickness-engineered, area-selective CVD route for MoS₂ that advances location-on-demand synthesis of 2D semiconductors. This approach enables time- and cost-efficient growth of channel arrays at predefined sites, while controlled sulfurization converts the thickness-engineered precursors into functional MoS₂/MoO_x/Si heterostructures. Our methods combined precursor-thickness engineering and CVD-process optimization strategy can be extended to other transition metal dichalcogenides and heterostructures, offering a general pathway toward integrated 2D electronics and nanoelectronic systems.

References

- [1] S. Das et al., *Nat. Electron.*, 4, 786 (2021).
- [2] M. Liu et al., *ACS Nano*, 15, 5762 (2021).
- [3] H. N. Jaiswal et al., *Adv. Mater.*, 32, 2002716 (2020).
- [4] M. Liu et al., *IEEE IEDM*, 251 (2020).
- [5] N. Briggs et al., *2D materials*, 6, 022001 (2019).
- [6] Y. Zhang et al., *Adv. Mater.*, 31, 1901694 (2019).
- [7] A. Cabanillas et al., *ACS Nano*, 19, 3865 (2025).

Nano Energy Technology Laboratory

Email: feiyao@buffalo.edu

Emerging Nanoelectronics Research Group

Email: huaminli@buffalo.edu